The demand for low cost, low power, and small area electronic devices calls for system-on-a-chip (SoC) designs. Integration of complex digital blocks and high performance analog functions onto single SoCs induces signal integrity between noisy digital circuits and sensitive analog sections. Such signal integrity degrades the performance of analog circuits and even causes functional failures of victim circuits. In order to account for this interference in circuit design phases, substrate noise analysis becomes particularly important, especially in deep submicron digital and mixed-signal circuits. To this end, it is critical to estimate efficiently and accurately the noise injection from the digital circuit with tens of millions of transistors. In this work, we develop techniques that automatically extract low-complexity time-varying macromodels for digital blocks, at the cell library building phase. Tailored for substrate noise analysis, the extracted macromodel includes three major noise injection mechanisms. The efficacy and accuracy of our macromodel are confirmed in the simulation results. Thanks to the linear time-varying (LTV) model reduction based on the TimeVarying Padé (TVP) method, our macromodel extraction features high accuracy with affordable complexity. Equally attractive is the accurate-by-construction substrate noise model generation by merging the macromodel extraction into cell library building phase.
I. INTRODUCTION
The demand for electronic devices with high performance, low cost and low power consumption, together with continuously advancing silicon technology, results in an increasing number of system-on-a-chip (SoC) designs. Such designs give rise to signal integrity problems between noisy digital circuits and sensitive analog sections. A major cause for signal integrity problems is substrate coupling, defined as any voltage deviation in the bulk node of a device caused by currents propagating through a substrate [8] . When thousands of transistors in the digital circuit switch, they inject considerable current into the common substrate. This injected current travels through the substrate and eventually interferes with analog circuits on the same die. As feature sizes decrease and clock frequencies increase, the substrate noise created by digital switching increases dramatically. Therefore, in nanometer process (0.25¢ m and below), substrate noise analysis becomes increasingly important.
Substrate noise analysis consists of the following components: i) calculation of the amount of currents injected by the digital circuitry into the substrate; ii) modeling of the path that leads the injected currents to the analog circuitry, i.e., extraction of the substrate model; iii) evaluation of substrate noise impact on the analog circuitry. In this paper, we will concentrate on the first component.
The most accurate means to quantify the substrate interference would be the full SPICE model. However, its feasibility is questionable due to the large digital circuit size. Not to mention the inclusion of package model, substrate model, and power supply model. In the literature, several approaches have been proposed to speed up the computation by replacing the SPICE model of digital blocks with their corresponding macromodels. These approaches include: a macromodel consisting of a current (noise) source that is obtained by running the SPICE model for each gate [12] ; a model utilizes capacitors controlled by ideal switches [3] ; and a model that stores in a cell library independent time varying current sources for individual cells [4] .
Nevertheless, to reduce complexity, these approaches sacrifice accuracy. This is because all of them rely on manually derived models, which yields an accuracy that is heavily dependent on the individual researcher's understanding of the physical nature of the digital circuits. Reminiscent of existing macromodels, we also start from the SPICE-level circuit descriptions. But different from all existing works, in this paper we provide a new perspective by introducing an automatically generated macromodel for substrate noise analysis.
The automatic feature of our approach stems from the fact that the low-complexity models are generated using algorithms. More specifically, the digital circuit is first partitioned into digital cells each containing one or more nonlinear devices. We then convert each of these digital cells into a LTV macromodel, and collect all of them in a cell library. Notice that the conversion/extraction and collection can be carried out off-line, and thereby does not hinder the real-time substrate noise computation. The latter can be implemented by "dragging-anddropping" corresponding macromodels from the library into the chip-level substrate noise analysis representation.
The simulation results confirm that: compared to SPICE model, our macromodel approach is up to 160 times as fast, with only ¥ ¦ peak noise error. Summarizing, by slightly modifying cell characterization methodology, our macromodel extraction is capable of generating bottom-up accurate-byconstruction models for full-chip substrate noise analysis.
The rest of the paper is organized as follows. In Section II, we will present three major noise injection mechanisms. In Section III, the development of our macromodel will be presented in conjunction with a brief review of TVP. Macromodel examples, together with simulations and comparisons, will be presented in Section IV. Finally, summarizing remarks will be given in Section V.
II. NOISE INJECTION MECHANISMS
Since all transistors and contacts are connected to the substrate directly or through reverse biased junctions, noise can be injected to the substrate through several mechanisms. Among all noise injection mechanisms, we will briefly review three major ones in this section.
A. Noise Injection through Contacts
When digital circuits operate, transistors switch on and off at the same rhythm. Consequently, current spikes are generated in power supply lines. Flowing through bond wires and package lead frames, the current spikes induce noise in the power lines due to the impedance of the package and wires by Current spikes can also be generated when the load capacitance is charged or discharged. The latter occurs due to the state change at the IC outputs. As the current spikes flow through the pins and bond wires, voltage fluctuations can be observed.
Both SSN and the voltage fluctuations on the I/O pad will induce current injection into the substrate through resistive ¡ contacts.
B. Noise Injection through Capacitive Junctions
In digital circuits, routine MOSFET operations implicate capacitance-alike behavior of the junctions between transistors and the substrate. This is because they are reversely biased. This capacitance plays the role of connecting bridge for current leak from switching MOSFETs. The magnitude of this current leakage is proportional to the transient speed and the junction capacitance. As a result, noise injection becomes increasingly important in high speed digital circuits.
C. Impact Ionization
It is well known that strong electric field exists between drain and source in submicron transistors. The presence of such a strong electric field enables electrons (in NMOS devices) to acquire sufficient energy to become "hot." These hot electrons impact the drain, produce ionization and dislodging holes that are swept to the substrate, which appear as substrate currents [1] . This impact ionization current density is typically in the order of mA/¢ £ , and thereby dominates junction leakage. As technology advances, the channel length keeps shrinking, but the power supply voltage decreases at a slower pace. Consequently, the electric field increases, and can lead to intensive electronhole pair generation [6] . Different from NMOS transistors, hot carrier induced substrate currents are smaller in PMOS transistors, due to the lower mobility of holes.
III. MACROMODEL FOR NOISE INJECTION
Based on these three noise injection mechanisms, we will next develop a macromodel that is extracted from a SPICE-level description. Any circuit connected to a noisy power supply can be represented by modeling the power supply noise as a small system input
, in addition to the large signal vector containing its logic inputs
The resultant nonlinear system driven by both inputs are given by:
£ For notational simplicity but without loss of generality, we do not consider the effects of ground bounce here, since the latter can be included in the same manner as the power supply noise. is the vector that link the output to the rest of the system. Notice that one of the system outputs is current drawn from power network induced not only by the logical input of the digital cell
, but also by the power supply noise captured by
. In contrast, the macromodel in [4] can be interpreted as a solution of 1 with
over a time period (usually a clock cycle). In other words, [4] assumes perfect power supply voltage, which implies that no interaction between the device current and the supply voltage is captured. It has been recently shown that when the power supply voltage drops 10% from (the ideal value) 2d in a 0.25¢ m technology, the peak current through an inverter changes more than 30%. Unfortunately, such an error is inherited to any SSN estimation methods utilizing the model as in [4] .
In order to establish a small-sized macromodel that can be generated automatically from SPICE-level circuit descriptions, we adopt a general method called TVP [9] . This method was developed originally for mixed-signal/RF/analog circuits, and was applied to mixers and switched-capacitor filters. However, if appropriately adapted, TVP can be readily applied to substrate noise analysis by reducing large digital logic blocks for SSN and IR drop prediction purposes, as we develop and demonstrate here.
Separating the time scales of the small input
where the hatted variables are bivariate (i.e., two-time scales) forms of the corresponding variables in (1). In fact, it has been proved in, e.g., [10] , that any solution of (1) generates a solution of (2). Solving (2) when
, and linearizing around this point, the outputs linear in the input , and applying Krylov subspace methods [7, 11] . With block Arnoldi algorithm, the resultant th order transfer function that approximates For more general cases, and frequency domain treatments, the reader is referred to [9] . ) is the current that the digital cell consistently draws, assuming perfect power supply and ground. The ODE system in our macromodel turns out to be LTV, which acts as a current source and the current in a cell library. The proposed macromodel enjoys high-accuracy and low-complexity, when included in a complete substrate noise analysis circuit that contains the package model, on-chip power networks, and substrate model, and is thus readily applicable to large scale circuits.
IV. SIMULATION RESULTS
To demonstrate the performance of our macromodel, we apply the extraction method to a full-chip substrate noise analysis example. As depicted in Fig. 3 , the system consists of pF (see e.g., [5] ). Although not mandatory, the Schichman-Hodges model (instead of more comprehensive models, such as BSIM3) is adopted here for simplicity. In order to verify the capability of our macromodel in reflecting the power supply variation, we use a power supply voltage > below the ideal value of¨V. We choose uniform step size of
, and the ODE system order X . The latter implies a computational complexity similar to the macromodel in [4] . For comparison purpose, we use both SPICE-level description and our macromodel extraction to represent the digital block, and carry out the substrate noise analysis. With SPICE-level description, it takes¨6 ¦ ¥ s; whereas with our macromodel, it only takes ¦ 8 s, which is 2 > times faster. As evident in Fig. 4 , the discrepancy between their peak values is . It is also worth mentioning that the resultant noise using our macromodel closely matches the true not only in peak value, but also in shape, which is corroborated by the comparison in frequency domain by taking Fourier Transform of their corresponding results, as depicted in Fig. 5 .
V. CONCLUSIONS
Efficient and accurate computation of noise injection from the digital circuits consists of a major challenge in substrate noise analysis. In this paper, using TVP and model reduction techniques, we established a macromodel for noise injection computation with low complexity and high accuracy. A key attraction of this macromodel is the inclusion of three major noise mechanisms. Thanks to its low complexity, the macromodel enables system-level noise analysis, even in large-scale circuits. The accuracy renders our digital cell macromodel interact with power grid voltage variations just as the original cell does, thus provides reliable results even with noisy power supply/ground. As we presented in section IV, our proposed model significantly speeds up the computation ( 
